A Cadence University Program Member

Use Of Cadence Products:

In EECS Courses:

Currently, Cadence tools are being integrated into a graduate level Digital Circuit Design course, EECS 342. It is planned to fully integrate the use of Cadence tools into graduate level EECS courses.

In Research Projects:

Faculty and students in the department, specifically those involved with the Radiation Effects and Reliability Group, use Cadence tools extensively in their research. Cadence tools are used for the design, simulation, and layout of analog and digital circuits for radiation effects studies.

Project examples using Cadence tools.

2007 research projects using Cadence tools.

2008 research projects using Cadence tools.

2009 research projects using Cadence tools.

Value-Added Items:

• Cadence "Big Picture" Overview

• Cadence Layout Manual and Tutorial for Vanderbilt Students and Faculty

• HDL Design Flow example: From Behavioral Verilog to Automatic Place and Route

Disclaimer:
Information is provided "as is" without warranty of guarantee of any kind. No statement is made and no attempt has been made to examine the information, either with respect to operability, origin, authorship, or otherwise.

Please use this information at your own risk - we recommend using it on a copy of you data to be sure you understand what it does and under your conditions. Keep your master intact until you are personally satisfied with the use of this information within your environment.
 

Cadence is a registered trademark of Cadence Design Systems, Inc., 2655 Seely Avenue, San Jose, CA 95134.
Page Last Updated: September 24, 2009